

Python For Good

利用PYNQ将Python生态向嵌入式和硬件延伸



陆佳华
Xilinx 学术与创新生态 高级经理

Pynq_China@Xilinx.com


**“People who are really serious about software
should make their own hardware.”**



– Alan Kay

Python for Embedded/Edge Systems

Top Programming Languages,
IEEE Spectrum, July'18



Benefits of Python in Embedded/Edge Apps

- Millions of developers
- On-target development
- Rapid iteration cycles
- Huge ecosystem and community
- Interoperability with C/C++
- Agile hardware & software codesign
- Portable code

<https://spectrum.ieee.org/at-work/innovation/the-2018-top-programming-languages>

Python is the fastest growing language: driven by data science, AI, ML and academia

Assumptions

- Everybody knows some Python and Linux
- Have heard about Raspberry Pi and Arduino
- May be familiar with Jupyter notebooks and JupyterLab
- Are interested in exploiting cool hardware
- Keen to learn more awesome things
that you can do with Python!

Outline

- Motivation: Platform Evolution
- Opportunity: Zynq Programmable Platforms
- Inspiration: Python and Jupyter
- PYNQ Framework
- Cases study: PYNQ in Action
- Next steps

Platform Evolution




Raspberry PI

Desktop Linux on Arm Microprocessors




Arduino

Low-level, ‘bit-banging’ microcontroller




FPGA



Field Programmable
Gate Arrays


Fast, parallel, customizable logic

Example of a Raspberry Pi and FPGA Hat



<http://linuxgizmos.com/beaglebone-raspberry-pi-gain-fpga-expansion-boards/>

Field Programmable Gate Arrays (FPGAs)



Credit: 'Bebop to the Boolean Boogie: An Unconventional Guide to Electronics'



Systems-on-Chip integration


Zynq Programmable Platform integrate

- Arm microprocessors
- Programmable logic (FPGA)
- High-speed, programmable IO
- As many 'soft' microcontrollers as needed
- Fast connections between components


ZYNQ and ZYNQ UltraSCALE⁺

Best-in-class, All Programmable SoCs


ZYNQ 7000



ZYNQ UltraSCALE⁺



FPGAs and tightly-integrated CPUs enable entirely new opportunities



Platform Comparison Summary

| | Raspberry PI | Arduino | Zynq |
|--------------------------------|--------------|---------|------|
| Arm Application Microprocessor | YES | NO | YES |
| Real-time Microcontroller | NO | YES | YES* |
| Integrated Programmable Logic | NO | NO | YES |
| Linux | YES | NO | YES |
| CPython Ecosystem | YES | NO** | YES |

* Multiple soft microcontrollers in programmable logic


** More limited MicroPython and CircuitPython options are available

Zynq in Embedded/Edge Applications

Typical Application Areas

- > Hardware-accelerated algorithms
- > Precision robotics
- > Real-time, high-resolution video processing
- > State-of-the-art instrumentation
- > Unique, highly-differentiated designs in research and spin-offs
- > Teaching: logic design, computer architecture, digital signal processing, control, projects





New users can be Python programmers, Data Scientists and domain experts of all kinds



A Pythonic Framework that gives Python developers access to the benefits of programmable platforms


AND

A Pythonic methodology for hardware designers to:


- make them more productive*
- make their designs accessible to more people*

What is PYNQ?

- It is not a product
- It is an open-source framework which enables improving productivity on Xilinx ZYNQ-based design and verification by using other appropriate open-source resources
 - GitHub for repository
 - JupyterLab and Jupyter Notebooks for data and code entry, execution of code, and viewing output
 - Readthedocs for documentation
 - Linux as underlying OS
 - Python as a coding language
- Of course, it uses Xilinx FPGAs – ZYNQ and non-ZYNQ




PYNQ™ is a Framework



Applications

Software

Hardware



PYNQ-enabled boards



> Python productivity for Zynq


- >> Open source
- >> Build image for other Zynq boards



PYNQ-Z1

> Downloadable SD card image

- >> Zynq 7000
 - PYNQ-Z1 (Digilent)
 - PYNQ-Z2 (TUL)
- >> Zynq Ultrascale+
 - ZCU104 (Xilinx)



PYNQ-Z2



ZCU104

PYNQ-enabled non-zynq board: Alveo

- PYNQ runs on Alveo Accelerator
- High-level APIs for hardware
- Simplify design installation



Alveo Getting Started Guide

```
# program the device
pol = pynq.Overlay("intro.xclbin")
vadd = pol.vadd_1

# all
size
in1_v
in2_v
out =
In
# ser
in1_v
in2_v
# cal
vadd.
In
# get
out.s
Install the
pip install
Once that is
pynq.get_no

# program the device
pol = pynq.Overlay("intro.xclbin")
vadd = pol.vadd_1

# all
size
in1_v
in2_v
out =
In
# ser
in1_v
in2_v
# cal
vadd.
In
# get
out.s
Install the
pip install
Once that is
pynq.get_no
```

The screenshot shows a web-based guide titled "Alveo Getting Started Guide". On the left, there is a code editor window displaying Python code related to programming an Alveo device using the pynq library. On the right, there is a search interface for "pynq" projects. The search results show 12 projects, ordered by relevance. The projects listed are:

- pynq 2.5.3 (PY)thon productivity for zy(NQ) - Jun 25, 2020
- pynq-alveo-examples 1.0 - Introductory Examples for using PYNQ with Alveo - Feb 21, 2020
- resnet50-pynq 1.1 - Quantized dataflow implementation of ResNet50 on Alveo - Apr 15, 2020
- fivepoint-pynq 1.0 - 5-point Relative Pose Problem for PYNQ - Feb 27, 2020
- pynq-compute-labs 0.2.2 - Package for the PYNQ Compute Acceleration Labs - May 30, 2020
- pynq-fccm-2020 0.2.0 - Package for the PYNQ Labs at FCCM 2020 - May 11, 2020
- pynq-helloworld 2.5.2 - PYNQ example design supporting edge and PCIE boards - Mar 9, 2020
- pynq-dpu 1.1.2 - PYNQ DPU Overlay using Vitis AI - Jun 19, 2020

Jupyter Notebooks to JupyterLab IDE

PyCon China 国开发者大会 2020



Code editor

Terminal

The screenshot shows a JupyterLab interface with several panels:

- Code editor:** Displays Python code for a YOLO image processing task, including imports, variable definitions, and a main loop.
- Terminal:** Shows a file tree and command-line output related to Xilinx hardware.
- Output View:** Displays a state transition diagram for a Finite State Machine (FSM) generator.
- Visualization:** Shows a waveform plot and a state transition diagram for step 6 of the fsm_generator process.
- Image:** An image of a dog standing next to a bicycle, with bounding boxes and labels (bicycle, car, dog) overlaid.

Red arrows point from the "Code editor", "Terminal", and "Visualization" labels below to their respective corresponding panels in the screenshot.

Jupyter notebooks

Visualization

Next-generation Integrated Development Environment


Browser-based GUI

Multiple re-sizeable frames in one browser window

Completely extensible

Jupyter Notebooks are one of many plug-ins in JupyterLab



Embedded Configuration Portals ...





We are familiar with embedded servers hosting browser interfaces for product configuration

PyCon China 2020 | PYTHON 中国开发者大会 2020 | to Embedded IDEs

PYNQ uses Jupyter's server architecture to host a browser interface to an integrated development environment (IDE) on Zynq








PYNQ-Z2 Development Board

Zynq Programmable Platform



Installing Software and Hardware with PIP!

PyCon China 2020 | PYTHON 中国开发者大会 2020

The figure displays four screenshots of Jupyter Notebooks from GitHub repositories, illustrating the integration of Python software and hardware design:

- Xilinx / QNN-MO-PYNQ**: A notebook titled "3. Open image to be classified" demonstrating image classification using PyTorch and Xilinx hardware. It includes code for loading images and a screenshot of a Beagleboard dog.
- Xilinx / BoT-SPYN**: A notebook titled "SPYN - III phase AC motor control" showing how to control a 3-phase AC motor using the EDPS board. It includes objectives and a screenshot of a Beagleboard dog.
- Xilinx / PYNQ-DL**: A notebook titled "Resizing an image" demonstrating how to run a kernel for resizing an image on the FPGA. It includes a hardware block diagram and a screenshot of a Beagleboard dog.
- Xilinx / PYNQ-ComputerVision**: A notebook titled "OpenCV Overlay: Filter2D and Dilate" illustrating the use of OpenCV cores on PYNQ. It includes a screenshot of a Beagleboard dog.

Download a design from GitHub with a single Python command:

```
pip install git+https://github.com/Xilinx/pynq-helloworld.git
```

Load the resizer Hybrid Package

```
from pyng import Overlay  
resizer = Overlay('resizer.bit')
```




Image Resizer

Display the image to be resized

```
In [4]: input_image = Image.fromarray(input_array)
display(input_image)
```



Original image size

```
In [5]: old_width, old_height = original_image.size
print("Image size: {}x{} pixels.".format(old_width, old_height))
```

Image size: 640x360 pixels.

Resizing

Setting image resize dimensions

```
In [6]: resize_factor = 2
new_width, new_height = int(old_width/resize_factor), int(old_height/resize_factor)
```

Using resize() method from the PIL library

We map multiple input pixels to a single output pixels to downscale the image. The Python Imaging Library provides different resampling filters. We use the default: NEAREST. Pick one nearest pixel from the input image. Ignore all other input pixels.

```
In [7]: resized_image = original_image.resize((new_width, new_height))
```

Display resized image

```
In [8]: output_array = np.array(resized_image)
result = Image.fromarray(output_array)
display(result)
```



Resized image size

```
In [9]: width, height = resized_image.size
print("Resized image size: {}x{} pixels.".format(width, height))
```

Resized image size: 320x180 pixels.

Software only resizing

Display the image in buffer

Note : The input_array has to be copied into the contiguous memory array(deep copy).


```
In [10]: in_buffer[0:691200] = input_array # in_buffer size = 640*360*3 (height x width x depth)
buf_image = Image.fromarray(in_buffer)
display(buf_image)
print("Image size: {}x{} pixels.".format(old_width, old_height))
```



Image size: 640x360 pixels.

Run the Resizer IP

Now we will push the data from input buffer through the pipeline to the output buffer. Providing scalar inputs and running the kernel



```
In [11]: # we setup resizer and DMA IPs using MMIO interface before we stream image data to them
# write dimensions data to MMIO registers of resizer
resizer.write(0x10, old_height) # 0x10 = src rows
resizer.write(0x18, old_width) # 0x18 = src cols
resizer.write(0x20, new_height) # 0x20 = dst rows
resizer.write(0x28, new_width) # 0x28 = dst cols

def run_kernel():
    dma.sendchannel.transfer(in_buffer)
    dma.recvchannel.transfer(out_buffer)
    resizer.write(0x00, 0x01) # start
    dma.sendchannel.wait()
    dma.recvchannel.wait()

run_kernel()

result = Image.fromarray(out_buffer)
display(result)
print("Resized in Hardware(PL): {}x{} pixels.".format(new_width, new_height))
```



Resized in Hardware(PL): 320x180 pixels.

PYTHON 中国开发者大会 2020

Case Study - Industrial Controls IIoT

Zynq 7000 w/ AWS FreeRTOS



Targets limited resource devices

Often bridge physical & digital domains

Zynq US+ w/ Linux & Greengrass

Targets more capable embedded devices

Brings together control action & local analytics





开源方案|PYNQ-DPU框架下的人工智能医学图像方案

Original 品客 PYNQ开源社区 10/19

点击[蓝色](#)关注“PYNQ开源社区”

感兴趣者可与 pynq_china@xilinx.com 联系，共同合作拓展项目。

近日Xilinx，AWS还有Spline.AI 联合开发了开发X射线分类深度学习模型和参考设计。团队依靠30,000张肺炎图像和500张COVID-19图像来训练深度学习模型，从而实现了高精度和高预测速度。该训练数据将提供给包括美国国家卫生院，斯坦福大学和麻省理工学院在内的公共研究和医疗机构。对于开发者而言，该参考设计已经开源，点击[阅读原文](#)即可获得。

设计使用Amazon SageMaker进行训练，并使用AWS IoT Greengrass从云部署到边缘，在边缘侧利用VITIS AI进行部署，通过PYNQ开源框架和PYNQ-DPU可以快速的实现跨平台部署。从而实现了远程模型更新，分布式推断扩展的能力。

- 关于PYNQ-DPU可以参见[《DPU-PYNQ今天发布啦！！！》](#)
- 关于AWS IoT Greengrass可以参见[《周末创客 | 快速实现物联网应用-以Greengrass为例》](#)

方案简介





当前，广泛用于检测COVID-19的测试方法是RT-PCR或实时聚合酶链反应。尽管RT-PCR是一种标准的诊断技术，但它也有许多缺点。RT-PCR显示出很高的假阴性率，其过程既费时又昂贵。在这次危机期间，从许多实验中发现，从影像学检查（例如CT扫描和X射线）检测肺炎和COVID-19感染非常有效。

本方案基于Vitis-AI、ZCU104验证平台和AWS-IoT GreenGrass，其中Vitis-AI用于COVID-19深度学习模型的转换、量化和编译，将模型转换为DPU可运行的.elf文件；ZCU104验证平台完成基于X-Ray图像的COVID-19 CNN在线检测或用作AWS-IoT GreenGrass的边缘计算设备，完成COVID-19的边缘实时检测。

部署流程

- 已经安装好Vitis-AI开发环境的Ubuntu主机，建议使用Ubuntu16.04，且具备较高的性能用于CNN等深度学习模型的训练，安装方法可参考

智能大气环境实时预测系统



课程学习

打开 fir_pynq 目录，运行预先设计好的 fir11.ipynb，按照 notebook 中的步骤完成接下来的实验步骤。


```
In [30]: #采样频率为1800Hz, 因此我们有1800个样本点, 我们将采样点数选择1800个.
x=np.linspace(0,1,1800)

In [31]: #产生滤波器输入信号
f1 = 650 #设置第一个信号分量频率设置为650Hz
a1 = 1.00 #设置第一个信号分量幅值设置为1.00
f2 = 200 #设置第二个信号分量频率设置为200Hz
a2 = 1.00 #设置第二个信号分量幅值设置为1.00

#产生3个不同频率分量的叠加信号, 该真作为滤波器的输入信号, 我们还可以叠加更多信号.
y=np.int32(a1*np.sin(2*np.pi*f1*x) + a2*np.sin(2*np.pi*f2*x))

#绘制滤波器输入信号波形图
fig1 = plt.figure()
ax1 = fig1.gca()
plt.plot(x[0:50]) #为便于观察, 这里仅显示前50个点的数据, 如果需要显示更多的点, 请将50改为其它数值
plt.title('input signal', fontsize=10, color='b')

Out[31]: Text(0.5,1,'input signal')
```



XILINX.
PYNQ开源社区一站式教学支持

- 高校教师平台试用免费
- 课程教导培训免费
- 不同教学目标, 不同难度等级,
可定制化实验案例
- 技术多合一, 课程多合一, 支持多合一

**ALL-IN-ONE
799元起**

Applications

- jupyter
- matplotlib

Software

- SDSoC
- VIVADO
- arm

Hardware

- VIVADO
- ZYNQ


支持创新训练营, 星期学校, 创客马拉松
数百个各类真实应用案例的开源开放社区



- 信息安全
- 智能网关设计
- 智慧医疗案例
- 开源设计与社区建设
- 自动驾驶
- 无人机竞赛结合
- 开源PLC设计
- 人工智能应用案例
- 金融科技
- 智能物联网系统
- 定制计算原理与应用
- 开源智能仪器仪表设计

PYNQ 访问硬件的API

- pynq - PYNQ packages
 - Python API modules
- boards - 板卡相关的文件
 - Vivado 工程, bitstreams
 - Petlinux BSPs
 - Overlays
 - 示例notebooks
- sdbuild – PYNQ移植相关文件
 - Pynq related meta files
 - Makefile, to generate
 - SD card image、boot files、sysroot、Petalinux
 - Scripts
 - Additional RootFS packages
 - pandas、Jupyter、python packages, etc



Python overlay API

- PYNQ Overlay class supports basic **overlay functionality**
 - Requires Tcl/HWH
 - Allows download, and overlay discovery
 - Assigns default drivers to IP
 - Read() and write() access to IP address space

```
from pynq import Overlay
overlay = Overlay("pynqtutorial.bit")
```


```
help(overlay)
```

```
class Overlay(pynq.pl.Bitstream)
    Default documentation for overlay pynqtutorial.bit.
    attributes are available on this overlay:


    IP Blocks
    -----
    axi_dma_from_pl_to_ps : pynq.lib.dma.DMA
    axi_dma_from_ps_to_pl : pynq.lib.dma.DMA
    btns_gpio             : pynq.lib.axigpio.AxiGPIO
    mb_bram_ctrl_1        : pynq.overlay.DefaultIP
    mb_bram_ctrl_2        : pynq.overlay.DefaultIP
    rgbleds_gpio          : pynq.lib.axigpio.AxiGPIO
    swsleds_gpio          : pynq.lib.axigpio.AxiGPIO
    system_interrupts     : pynq.overlay.DefaultIP
```

```
overlay.rgbleds_gpio.write(0, 3)
overlay.swsleds_gpio.read()
```

ZYNQ PL与PS接口回顾



- > **AXI General Purpose ports**
 - >> 2x Master (32-bit)
 - >> 2x Slave (32-bit)
- > **AXI High Performance**
 - >> 4x Slave (64-bit)
 - 1K FIFOs
- > **ACP**
 - >> 1x Slave (64-bit)
 - >> Cache access
- > **GPIO (EMIO)**
 - >> Wires (64)



> AXI (Lite) Slave IP

- » General Purpose ports
- » Typically lower performance IP

> AXI Master

- » AXI HP/ACP
- » Typically higher performance IP

> AXI Stream

- » Via DMA
- » HP/ACP ports for data path
- » GP slave for control

> GPIO

- » Control type data

> MMIO (pynq.mmio)

- >> Memory Mapped Input Output
- >> Register based memory mapped transactions

> XInk (pynq.xlnk)

- >> Memory allocation (used in DMA or for AXI Master peripheral)

> DMA (pynq.lib.dma)

- >> Direct Memory Access
- >> Offload memory transfers from main CPU

> GPIO (pynq.gpio)

- >> Read/Write GPIO wires

| Branch: image_v2.3 | | PYNQ / pynq / |
|--------------------|--------------|-----------------------|
| | lib | Add missing import |
| | notebooks | rename usb_wifi for |
| | overlays | Changes to discove |
| | tests | V2.0 pytests (#409) |
| | __init__.py | refactor uio from in |
| | gpio.py | Fixed EMIO GPIO o |
| | interrupt.py | refactor uio from in |
| | mmio.py | Avoid unaligned co |
| | overlay.py | allow overlay to use |
| | pl.py | fix pl.py to handle > |
| | pmbus.py | Add first pass at PN |
| | ps.py | only check ARCH o |
| | uio.py | refactor uio from in |
| | xlnk.py | fix staticmethod (#6 |

| Branch: image_v2.3 | | PYNQ / pynq / lib / |
|--------------------|----------------|---------------------|
| | _pynq | Update DF |
| | arduino | remove py |
| | logictools | update loc |
| | pmod | remove co |
| | pynqmicroblaze | Make ipytl |
| | rpi | add bsp fc |
| | tests | V2.0 pytes |
| | video | Add missir |
| | __init__.py | rename us |
| | audio.py | uio autom |
| | axigpio.py | Fixing a pa |
| | button.py | Initial Rest |
| | dma.py | remove py |

- > Import MMIO
- > Define memory mapped region
 - >> BASE_ADDRESS: starting location
 - >> ARRAY_SIZE: length of accessible memory (optional, default 4 bytes)
- > Read and Write 32-bit values
 - >> ADDRESS_OFFSET: Offset from BASE_ADDRESS, should be multiples of 4
 - >> Need to ensure the memory can be read/written

```
from pynq import MMIO

BASE_ADDRESS = 0x40000000
ARRAY_SIZE = 1024

mmio = MMIO(BASE_ADDRESS, ARRAY_SIZE)

data = 0x12345678
ADDRESS_OFFSET = 0x10

mmio.write(ADDRESS_OFFSET, data)

result = mmio.read(ADDRESS_OFFSET)

print(hex(result))
> 0x12345678
```

- > **Memory managed by Linux**
 - » Virtual
- > **Memory must be allocated before PL Master can access it**
 - » PL needs the physical address of a memory buffer
- > **Xlnk can allocate (contiguous) memory buffers (using NumPy)**
 - » Maps virtual and physical addresses
 - » Contiguous memory is more efficient/allows simpler DMA logic
 - » Array can be specified as NumPy data type, and size/shape
- > **Once buffer is allocated a DMA can be used to transfer data between PS/PL**
- > **DMA class uses Xlnk for memory allocation**


- > Import Xlnk
- > Allocate contiguous buffer
 - >> cma_array()
 - >> Returns Linux virtual address
- > Get Physical Address
 - >> .physical_address
 - >> Can be used by PL to access DDR (Linux) memory
- > Read/write buffer

```
MEMORY_SIZE = 10
from pynq import Xlnk
import numpy as np
xlnk = Xlnk()

input_buffer = xlnk.cma_array(shape=(10,), 
                               dtype=np.float32)
phy_addr = input_buffer.physical_address

for i in range(10):
    input_buffer[i] = i
print(input_buffer)
```

- > AXI Lite control interface (AXI GP port)
- > Memory mapped interface (AXI interface, HP/ACP ports)
- > AXI Stream interface (AXI stream accelerator)
- > Transfer between streams and memory mapped locations
 - >> Paths from PL to DRAM and DRAM to PL
 - >> Memory Mapped to Stream (MM2S)/Stream to Memory Mapped (S2MM)



> **Direct memory access**

- » Transfer data between memories directly
 - PS - PL
- » Bypasses CPU
 - Doesn't waste CPU cycles on data transfer
- » Speed up memory transfers with burst transactions

> **Xilinx AXI Direct Memory Access IP block supported in PYNQ**


- » Read and Write Paths from PL to DDR and DDR to PL
- » Memory Mapped to Stream
- » Stream to Memory Mapped

> **Needs to stream to/from an allocated memory buffer**

- » PYNQ DMA class inherits from xlnd for memory allocation

PYNQ接口 - DMA类使用案例

- > Setup DMAs
- > Allocate memory buffers
- > Start DMA transactions



Create DMA instances

```
from pynq.lib import DMA

dma_ps2pl_description = overlay.ip_dict['axi_dma_from_ps_to_pl']
dma_ps2pl = DMA(dma_ps2pl_description)

dma_pl2ps_description = overlay.ip_dict['axi_dma_from_pl_to_ps']
dma_pl2ps = DMA(dma_pl2ps_description)
```

DMA from DDR to Device

```
dma_ps2pl.sendchannel.transfer(cma_array_send)
```

DMA from Device to DDR

```
dma_pl2ps.recvchannel.transfer(cma_array_recv)
```

- > Up to 64 GPIO wires from PS
 - >> Tri-state
- > Accessed from Linux
- > Setup GPIO instance
- > Map to GPIO pin
 - >> Translated pin numbers to Linux GPIO number
 - >> get_gpio_pin()
- > Read/Write
- > Most appropriate for simple control
 - >> Set, reset, start, done ...

```
from pynq import GPIO

btn_gpio = GPIO.get_gpio_pin(0)
led_gpio = GPIO.get_gpio_pin(1)

ps_btn = GPIO(btn_gpio, 'in')
ps_led = GPIO(led_gpio, 'out')

ps_btn.read()

ps_led.write()
```

Next Steps

Getting Started with PYNQ

Find Out More at pynq.io

The screenshot shows the PYNQ website. At the top, there's a banner with a Zynq Ultrascale+ chip and the text "PYNQ: PYTHON PRODUCTIVITY". Below it is a navigation bar with links: Home, Get Started, Boards, Community, Source Code, and Support. The main content area has a heading "What is PYNQ?". It describes PYNQ as an open-source project from Xilinx that makes it easier to use Xilinx platforms. It uses Python and libraries to exploit programmable logic and microprocessors. It can be used with Zynq, Zynq UltraScale+, Zynq RFSoC, Alveo accelerator boards, and AWS-F1 to create high-performance applications. A bulleted list follows: parallel hardware execution, high frame-rate video processing, hardware accelerated algorithms, real-time signal processing, high bandwidth IO, and low latency control. To the right is a diagram titled "PYNQ" showing the architecture: Applications (Jupyter/Python, Overlay, Linux kernel), Software (SDSoC, Python, APIs), and Hardware (Vitis AI, FPGAs). Logos for Zynq, Zynq UltraScale+, Zynq RFSoC, and Xilinx Alveo are shown. The "Who is PYNQ for?" section lists software developers, system architects, and hardware designers. The "Key technologies" section mentions Jupyter Notebook and Python, with logos for both.


The screenshot shows two pages. On the left is the Discourse forum for PYNQ, titled "PYNQ". It features sections for Announcements, Support, Community corner, Learn, Staff, and Lounge. Topics include Vitis AI + PYNQ, Errors when generating a bitstream, Tweaking Base Overlay to Support 16-bit Color Depth Gray Scale Image, Help with Z2 start-up, Converting HLS streams, PWM on PYNQ_Z2 to a motor, Quick Porting of PYNQ using Pre-built Images, and Makefile options. On the right is the "Read the Docs" page for "PYNQ Introduction - Python productivity for Zynq (PYNQ) v2.5.1". It includes a search bar, a sidebar with "Getting Started" and "Jupyter Notebooks" links, and a main content area with an introduction to Xilinx devices, project goals, and how PYNQ achieves them. A sidebar on the right also links to "Docs > PYNQ Introduction" and "Edit on GitHub".

More Information on Supported Boards at pynq.io

PyCon China 2020 | PYTHON 中国开发者大会 2020



How do I get started with PYNQ?



Check the [PYNQ Getting Started guide](#)

Find out about [supported boards](#)



[Documentation](#)

Read the [PYNQ documentation](#)



Try the [PYNQ tutorial](#)

Get involved

The full source code for the PYNQ project is available the [PYNQ GitHub](#).

If you would like to get involved or contact the PYNQ team, you can post a message on the [PYNQ support forum](#).



Home Get Started PYNQ-Z1 Board Community Source Code Support

Community Projects

Tutorials and other resources


Example Notebooks

Tutorials and other resources

PY
PYNQ Tutorial workshop



PY
Video: Control custom IP using GPIO



Introduction


HLS filter example (FPGA Developer)



PY
PYNQ HLS tutorial (Dustin Richmond)




Accelerate FIR function (FPGA Developer)



books contain live
as webpages, or

rove ADC



V face detection




PYNQ Community

www.pynq.io/community.html

PYNQ respeaker
Xilinx University Program, China




PYNQ CV OV5640
Xilinx University Program, China




PYNQ Sense Hat
Xilinx University Program, China




SNN simulator on PYNQ cluster
Jiangnan University, China



CC-Cam a PYNQ diffuser camera
Southeast University, China



Open Source RFSoC Spectrum Analyzer
University of Strathclyde



PYNQ S-Curve motion controller
CalPolyPonoma
Mahan Bastani, Nolan Chang, Atsushi Domyo, Daniel Kizito




Ultra96 Facial Recognition Deadbolt Using PYNQ
Julian Bartolone




PYNQ Controlled NeoPixel LED Cube
Adam Taylor




Gaussian Naive Bayes
NTUA
Giorgos Tzanos



N-Particle Gravity Simulation on Ultra96
Rajeev Patwari, Nathalie Chan King Choy



PYNQ RFSoC
University Strathclyde
QPSK demo on ZCU111



• Q1CY21 PYNQ 工作坊

- 工作坊1：PYNQ框架初探
 - 尝试利用Python调用硬件资源
- 工作坊2：PYNQ 物联网应用
 - 结合Azure IoT完成设计
- 工作坊3：PYNQ 定制计算加速
 - 深入定制硬件加速设计

开源方案|PYNQ-DPU框架下的人工智能医学图像方案

2020/10/19 [Original](#)

【直播回顾】FPGA创新赛：PYNQ系列培训

2020/10/13

假期里创造你的无限递归宇宙|PYNQ框架下的快速分形图形实现

2020/9/30 [Original](#)

周末创客|Flower5-花朵识别装置

2020/9/20 [Original](#)

当PYNQ遇上ROS - 完整的机器人实践

2020/9/13 [Original](#)

100小时从零开始：失焦图像去模糊系统

2020/9/4 [Original](#)

100小时从零开始：找一把可以打开密码学大门的密钥

2020/9/2 [Original](#)



Wrap-up

- The use of Python in embedded and edge systems is growing
- Programmable platforms such as Zynq extend existing microprocessor, microcontroller and FPGA capabilities to enable more innovative and powerful designs
- PYNQ opens up programmable platforms to Python programmers in a Pythonic way
- PYNQ enhances the productivity of hardware designers and makes it possible for them to share their programmable platform designs with the much larger Python community
- We invite you to explore the PYNQ framework and welcome contributions to the open source PYNQ community

THANK YOU

