gather_nd_op_npu.cc 4.3 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
/* Copyright (c) 2021 PaddlePaddle Authors. All Rights Reserved.

Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at

    http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License. */

#include "paddle/fluid/operators/gather_nd_op.h"
16
#include "paddle/fluid/platform/device/npu/npu_op_runner.h"
17 18 19 20

namespace paddle {
namespace operators {

21 22 23 24
using Tensor = framework::Tensor;
using NPUDeviceContext = platform::NPUDeviceContext;

template <typename T>
25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
class GatherNdNPUKernel : public framework::OpKernel<T> {
 public:
  void Compute(const framework::ExecutionContext &ctx) const override {
    auto *x = ctx.Input<Tensor>("X");
    auto *index = ctx.Input<Tensor>("Index");
    auto *out = ctx.Output<Tensor>("Out");

    out->template mutable_data<T>(ctx.GetPlace());

    if (x->numel() == 0) return;

    if (index->numel() == 0) {
      framework::TensorCopy(*x, ctx.GetPlace(), ctx.device_context(), out);
      return;
    }

41
    const auto &index_type = framework::TransToProtoVarType(index->dtype());
42 43 44 45 46 47 48 49 50 51 52 53 54
    bool index_type_match = index_type == framework::proto::VarType::INT32 ||
                            index_type == framework::proto::VarType::INT64;
    PADDLE_ENFORCE_EQ(index_type_match, true,
                      platform::errors::InvalidArgument(
                          "Index holds the wrong type, it holds [%s],"
                          "but desires to be [%s] or [%s]",
                          paddle::framework::DataTypeToString(index_type),
                          paddle::framework::DataTypeToString(
                              framework::proto::VarType::INT32),
                          paddle::framework::DataTypeToString(
                              framework::proto::VarType::INT64)));

    const auto &runner = NpuOpRunner("GatherNd", {*x, *index}, {*out}, {});
55
    auto stream = ctx.template device_context<NPUDeviceContext>().stream();
56 57 58 59
    runner.Run(stream);
  }
};

60
template <typename T>
61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94
class GatherNdGradNPUKernel : public framework::OpKernel<T> {
 public:
  void Compute(const framework::ExecutionContext &ctx) const override {
    auto *index = ctx.Input<Tensor>("Index");
    auto *x = ctx.Input<Tensor>("X");
    auto *dout = ctx.Input<Tensor>(framework::GradVarName("Out"));
    auto *dx = ctx.Output<Tensor>(framework::GradVarName("X"));
    auto *p = dx->mutable_data<T>(ctx.GetPlace());

    if (dx->numel() == 0) return;

    if (index->numel() == 0) {
      framework::TensorCopy(*dout, ctx.GetPlace(), ctx.device_context(), dx);
      return;
    }

    framework::Tensor tmp_tensor(index->type());
    framework::Tensor tmp_tensor2(dout->type());
    const auto index_dims = index->dims();
    if (index_dims.size() == 1) {
      tmp_tensor.ShareDataWith(*index);
      std::vector<int64_t> new_dim = {1, index_dims[0]};
      tmp_tensor.Resize(framework::make_ddim(new_dim));
      index = &tmp_tensor;

      tmp_tensor2.ShareDataWith(*dout);
      std::vector<int64_t> new_dim2{1};
      for (int i = index->numel(); i < x->dims().size(); i++) {
        new_dim2.push_back(x->dims()[i]);
      }
      tmp_tensor2.Resize(framework::make_ddim(new_dim2));
      dout = &tmp_tensor2;
    }

95
    auto stream = ctx.template device_context<NPUDeviceContext>().stream();
96 97 98 99 100 101 102 103 104 105 106 107 108
    platform::NPUMemsetAsync(static_cast<void *>(p), 0, dx->numel() * sizeof(T),
                             stream);

    const auto &runner_scatter = NpuOpRunner(
        "ScatterNdAdd", {*dx, *index, *dout}, {*dx}, {{"use_locking", false}});
    runner_scatter.Run(stream);
  }
};

}  // namespace operators
}  // namespace paddle

namespace ops = paddle::operators;
109 110 111 112 113 114 115 116 117 118
REGISTER_OP_NPU_KERNEL(gather_nd,
                       ops::GatherNdNPUKernel<paddle::platform::float16>,
#ifdef PADDLE_WITH_ASCEND_INT64
                       ops::GatherNdNPUKernel<int64_t>,
#endif
                       ops::GatherNdNPUKernel<float>);

REGISTER_OP_NPU_KERNEL(gather_nd_grad,
                       ops::GatherNdGradNPUKernel<paddle::platform::float16>,
                       ops::GatherNdGradNPUKernel<float>);